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P I  ABSTRACT 
A precision capacitive shaft encoder providing a d-c 
signal corresponding to the angular position of a shaft. 
Two variable capacitances are coupled in tandem by a 
rotatable shaft. Each capacitor has a capacitance that 
varies linearly with a change in the angular position of 
the shaft, and the sum of the two capacitances is always 
constant for any angular position of the shaft. Each 
capacitance is alternately coupled to a reference d-c 
voltage and a discharge circuit. The capacitances are 
electrically coupled in series and the charge periodi- 
cally acquired at the junction of the capacitances is a 
function of the position of the shaft. An error-compen- 
sating voltage is imposed on the junction when the 
capacitances are coupled to the reference voltages, and 
the junction is coupled to sample-and-hold apparatus 
provided with a error-correcting circuit. 
9 Claims, 8 Drawing Figures 
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discharged when connected to the discharge circuit, a 
TWIN-CAPACITIVE SHAFT ANGLE ENCODER delay circuit for delaying the control signal, and a sam- , 
WITH ANALOG OUTPUT SIGNAL ple-and-hold circuit responsive to the delayed control 
The invention described herein was made in the per- signal and operative to sample and hold the voltage 
formance of work under a NASA contract and is sub- 5 appearing at the common terminal after the capacitors 
ject to the provisions of Section 305 of the National are fully charged and to provide an output voltage 
Aeronautics and Space Act of 1958, Public Law 85-568 which is proportional to the angular position of the 
(72 Stat. 435: 42 U.S.C. 2457). shaft. 
An advantage of the present invention is that the 
10 apparatus provides an accurate analog signal propor- OF THE INVENTION 
1. Field of the Invention 
The present invention relates generally to angular 
position indicating devices, and more particularly, to a 
capacitive shaft encoder for providing an analog signal 
corresponding to the angular position of a shaft. 
tional to the angular position of a shaft and is not subject 
to errors introduced by the spurious charging of its 
capacitive components. 
Another advantage is that the apparatus utilizes a 
15 direct current power supply which is low in relative 
2. Description of the Prior Art cost and provides an extremely accurate and regulated 
Heretofore, capacitive shaft encoders have employed output signal. 
an AC voltage source for excitation because of the The foregoing and other objects, features and advan- 
availability of such excitation circuits. Although such tages of the invention will be apparent from the follow- 
voltage sources typically generate a signal having a 20 ing detailed description of the preferred embodiment 
precise frequency, it is difficult to accurately control the illustrated in the several figures of the drawing. 
signal amplitude. This presents a problem when the 
source is applied to a capacitive divider network, since 
the output voltage of the network is proportional to the FIG. 1 is a schematic diagram generally illustrating a 
amplitude of the applied signal. Consequently, varia- 25 shaft encoder apparatus in accordance with the present 
tions in the amplitude of the generated signal introduce 
IN THE DRAWINGS 
invention; 
errors into the-output voltage of the encoder. 
Examples of capacitive shaft encoders employing an 
alternating current voltage source are found in the U.S. 
Pat. Nos. to Higinbotham et al, 2,548,790; Wolfendale, 
3,296,522; Eide et al, 3,783,374; and Melnyk, 3,702,467. 
Each of these devices has the disadvantage that the 
amplitude of the signal applied to a capacitor divider 
network may vary in amplitude, thus introducing errors 
into the output voltage. 
In other related prior art, the Stick U.S. Pat. No. 
3,760,392, teaches a capacitive shaft encoder which 
provides a digital output, and Bourgonnier et al, U.S. 
Pat. No. 2,659,039; Pihl, U.S. Pat. No. 2,847,640, and 
Lippel, U.S. Pat. No. 3,222,668, disclose various types 
of capacitive transducers suitable for use in shaft encod- 
ing devices. 
SUMMARY OF THE PRESENT INVENTION 
A primary object of the present invention is to pro- 
vide a capacitive shaft encoder which employs a low 
cost, regulated direct current power supply and which 
serves to transform the precision of the power supply 
into an accurate analog signal indicative of the angular 
shaft position. 
Briefly, the preferred embodiment comprises a source 
of direct current voltage, a rotatable shaft, a circuit 
including first and second identical variable capacitors 
connected in a series configuration, each capacitor in- 
cluding a fixed plate connected to an input terminal and 
a movable plate connected to a common terminal and 
movable relative to the fixed plate by the rotation of the 
shaft, each capacitor having a capacitance that varies 
linearly with a change in the angular position of the 
shaft, the sum of the two capacitances being constant 
for all angular positions of the shaft, a discharge circuit 
for discharging the voltage across the first and second 
capacitors, an oscillator for generating a control signal, 
switches responsive to the control signal and operative 
to alternately connect the source and the discharge 
circuit to the input terminals, the capacitors being 
charged by the source to voltages that are proportional 
to the angular position of the shaft, the capacitors being 
FIGS. 2 and 3 are schematic illustrations conceptu- 
ally showing two circuits for biasing the capacitive 
circuit of the present invention; 
FIG. 4 is a timing diagram used to schematically 
illustrate operation of the apparatus shown in FIG. 1; 
FIG. 5 is a simplified schematic illustration showing 
the principal components of the apparatus connected in 
the sample mode; 
FIG. 6 is a simplified schematic illustration showing 
the principal components of the apparatus connected in 
the hold mode; 
FIG. 7 is an axial cross section of a capacitive circuit; 
and 
FIG. 8 is a front view of the plates of the capacitive 




DESCRIPTION O F  THE PREFERRED 
EMBODIMENT 
Referring now to FIG. 1 of the drawing, there is 
shown a schematic diagram of a capacitive shaft en- 
coder 9 including a bias circuit referred to generally by 
the numeral 10, a capacitive potentiometer circuit re- 
ferred to generally by the numeral 12, a discharge cir- 
50 cuit 13, a sample-and-hold circuit referred to generally 
by the numeral 14, and a control circuit referred to 
generally by the numeral 16. 
The bias circuit 10 includes a source 18 of positive 
direct current voltage connected to the noninverting 
55 input of an operational amplifier 20. The output of the 
amplifier 20 is connected to its inverting input and 
through output resistor 22 to a first terminal of a switch 
24. Also, a source 26 of negative direct current voltage 
is connected to a noninverting input of an operational 
60 amplifier 28. The sources 18 and 26 are of the type 
which provide a regulated, stable direct current voltage 
having a precise preselected value. The output of the 
amplifier 28 is connected to its inverting input and 
through an output resistor 30 to a first terminal of a 
65 switch 32. The switches 24 and 32 are devices capable 
of responding to an electrical control signal and serve to 
selectively connect the sources 18 and 26 to the capaci- 




The capacitive potentiometer circuit includes vari- 
able capacitors 34 and 36 which are electrically serially 
connected, having a common junction 37, or terminal, 
and having input terminals 33 and 35 that are connected 
to second terminals of the switches 24 and 32, respec- 
tively. The capacitors 34 and 36 each include a fixed 
plate 41 and 43, respectively, and a movable plate, 45 
and 47, respectively, nd have identical characteristics. 
The movable plates 45 and 47 are mounted on a rotat- 
able shaft 38 (shown schematically) and are movable 
relative to the fixed plates 41 and 43 in such a manner 
that the capacitance of each varies linearly with shaft 
angle and the sum of the two capacitances is constant 
over the entire range of shaft rotation. In particular, 
during a 180" rotation in a clockwise direction of the 
shaft 38, the capacitance of the capacitor 34 increases 
linearly from a minimum to a maximum while the ca- 
pacitance of the capacitor 36 decreases linearly from a 
maximum, the sum of the two capacitances being con- 
stant over the entire 180" of shaft rotation. The circuit 
12 serves as a voltage divider and provides a voltage at 
junction 37 that is proportional to the input voltage, the 
shaft angle, and the capacitance of the capacitors 34 and 
36. 
Referring also to FIG. 2, a simplified schematic dia- 
gram of the preferred embodiment of the biasing and 
the capacitive potentiometer circuits is illustrated. As 
shown, two voltage sources, each designated V, are 
connected in a series aiding configuration with the com- 
mon terminals of the sources connected to ground and 
with the positive and negative terminals connected 
across the capacitors, C1 and C2, respectively. The 
output voltage V,, is taken between the junction 37 and 
ground, and is given by the following equation: 
4 
construction and operation to the switches 24 and 32, 
and are devices capable of responding to an electrical 
control signal and serve to selectively connect the ca- 
pacitors 34 and 36 to the discharge circuit 13. The ter- 
5 minal 37 is connected to the junction between the resis- 
tors 44 and 46. When the switches 42 and 48 are closed, 
the resistors 44 and 46 provide a discharge path and 
serve to dissipate the energy stored in the capacitor 34 
and 36. 






v,= v, ( l - -  d%) 
It should be noted that the output voltage is propor- 
tional to the input voltage and to the capacitances C1 40 
and C2. Since the values of the capacitances correspond 
to the angular position of the shaft 38, this embodiment 
provides an output voltage which varies continuously 
between V,and 0 volts for a shaft angle setting between 
-90" and O", and between 0 and -V, volts for a shaft 45 
angle setting between 0 and 90" where V,is less than V, 
depending upon the values of C1 and C2. It should be 
noted that C1 and C2 never attain a zero value of capac- 
itance. 
tive potentiometer circuits is illustrated in FIG. 3. In 
this embodiment, a voltage source V, is connected 
across the potentiometer circuit comprising the capaci- 
tors C1 and C2, and the output voltage, V, taken across 
the capacitor C2. For this embodiment the output volt- 55 
age is given by the following equation: 
An alternative embodiment of the biasing and capaci- 50 
c1 
v o =  V r c l + n  
60 
Again, the output voltage is proportional to the input 
voltage and the capacitances C1 and C2, which capaci- 
tances correspond to the angular position of the shaft 
38. 
pacitors 34 and 36, and includes a switch 42, discharge 
resistors 44 and 46, and a switch 48 connected in a series 
configuration. The switches 42 and 48 are similar in 
The discharge circuit 13 is connected across the ca- 65 
inverting input of an operational amplifier 50. The out- 
put of the amplifier 50 is connected to its inverting 
input. The amplifier 50 has a high impedance and unity 
gain and serves as a buffer for voltages developed at the 
terminal 37. 
The sample-and-hold circuit 14 includes a switch 52, 
an operational amplifier 54 and a storage capacitor 56. 
One terminal of the switch 54 is connected to the output 
of the amplifier 50 and another terminal is connected to 
a noninverting input of the amplifier 54 and to one 
terminal of the storage capacitor 56. The other terminal 
of the capacitor 56 is connected to ground. The switch 
52 is operative to selectively pass voltages from the 
amplifier 50 to the amplifier 54. When the switch 52 is 
closed, the voltage is applied to the amplifier 54 and 
when open, the voltage is removed. During the time 
that the switch 52 is closed, the capacitor 56 charges to 
a voltage appearing at the junction 37 and holds the last 
voltage appearing there at the time that switch 52 is 
open. 
The output 58 of the amplifier 54 is connected to its 
inverting input through a feedback network comprising 
a switch 60 in parallel with a capacitor 62. The switch 
60 is characteristically matched to the switch 52. The 
switches 52 and 60 are similar in construction and oper- 
ation to the switches 42 and 48. The capacitor 62 has an 
identical capacitance to that of the capacitor 56. Be- 
cause of inherent capacitance, when the switch 52 
opens it injects an error voltage, proportional to the 
capacitance of capacitor 56, into the amplifier 54. The 
matched switch 60, which opens simultaneously with 
the opening of switch 52, serves to inject an error-cor- 
recting voltage which is equal in magnitude to the error 
voltage into the amplifier 54 to cancel the effect of the 
opening of switch 52. It should be recognized that this 
technique of cancelling the error voltage due to voltage 
injection may be utilized only so long as the capacitance 
at the switches 52 and 60 is constant. The amplifier 54 
serves to pass the voltage appearing across the capaci- 
tor 56 to its output 58. 
The control circuit 16 includes an oscillator 70. ana- 
log switch drivers 72,74 and 76, and a delay circuit 78. 
The oscillator 70 is of the type which generates an 
alternating current signal having a rectangular wave- 
form (see FIG. 4A), a frequency of lokHz and a duty 
cycle of 0.8. Thus, the waveform has an "on" or charge 
time of approximately 80 microseconds and an "off' or 
discharge time of approximately 20 microseconds. The 
on and off times are chosen to be much greater than 5 
times the time constant of the capacitors 34 and 36 and 
the resistors 44 and 46. The frequency of the oscillator 
need not be stabilized. Oscillator 70 may be, for exam- 
ple, a device manufactured by the Signetics Corpora- 
tion and designated by them as the model NE555. 
The output of the oscillator 70 is connected to the 
switch drivers 72 and 74 and the delay circuit 7. The 
driver 72 responds to the level of the signal produced by 
4,O40,O4 1 
5 
the oscillator 70 and serves to alternately open and close 
the switches 24 and 42 (see FIG. 4B) while the driver 74 
also responds to the level of the signal produced by the 
oscillator 70 and serves to alternately open and close the 
switches 32 and 48 (see FIG. 442). The drivers and the 
switches may be formed from a device manufactured by 
the Siliconix Corporation and designated by them as the 
FET Analog Switch Model DG191. 
When the switches 24 and 32 are closed, the sources 
18 and 26 are connected through unity gain amplifiers 
20 and 28 to the capacitive circuit 12 and the switches 
42 and 48 are open. During this time the capacitors 34 
and 36 charge to a voltage proportional to the source 
voltages and to the capacitance of the capacitors. The 
switches 42 and 48 close when the switches 24 and 32 
open and serve to connect the capacitors 34 and 36 to 
the discharge resistors 44 and 46. 
Similar to the switches 52 and 60, the switches 42 and 
48 have an inherent capacitance associated therewith 
which serves to inject a small charge into the capacitors 
34 and 36, respectively, when the switches 42 and 48 are 
open (and switches 24 and 32 are closed). This charge is 
on the order of about 45 pico-coulomb per switch and 
produces an error voltage at the junction 37 which is 
inversely proportional to the capacitance of the capaci- 
tors 34 and 36. A trimming capacitor 80 having a vari- 
able capacitance is connected between the output of the 
oscillator 70 and the terminal 37 and serves to produce 
a voltage at the terminal 37 which cancels the error 
voltage generated when switches switches 42 and 48 are 
opened. 
It should be recognized that this technique of cancel- 
ling the error voltage due to charge injection may be 
utilized only so long as the capacitance at the switches 
24 and 42 is constant and the level of the voltage 
switched is constant. Since the total capacitance at the 
switches 24 and 42 is the sum of the capacitance of the 
parallel capacitors 34 and 36 which is designed to be a 
constant, the first condition is satisfied. Moreover, since 
the positive and negative reference sources 18 and 26 
provide constant voltages, the second condition is satis- 
fied. Consequently, the trimming capacitor 80 is effec- 
tive to null out the error voltage introduced by the 
closing of the switches 24 and 32. 
The delay circuit 78 comprises a pair of single shot 
generators 82 and 84, and an inverter 86 connected in a 
series configuration. The single shot generator 82 is 
triggered on the leading edge of the output signal of the 
oscillator 70 and produces a pulse having a width of 
about 5 microseconds (see FIG. 4E). The single shot 
generator 84 is triggered on the trailing edge of the 
output pulse of the generator 82 and produces a pulse 
which remains high for an interval of about 70 micro- 
seconds (see FIG. 4F) and falls to 0 volts about 5 micro- 
seconds before the output of the oscillator 70 turns off. 
The inverter 86 serves to invert the pulse appearing on 
the output of the generator 84 (see FIG. 4G) and to 
apply that pulse to the driver 76. 
The driver 76 resuonds to the inverted Dulse and 
serves to close the switches 52 and 60 about 5 microsec- 
onds after the switches 24 and 32 have closed, which is 
sufficient to allow the capacitors 34 and 36 to become 
fully charged, and to open the switches about 5 micro- 
seconds before the voltage across the capacitors 34 and 
36 begins to discharge. 
The operation of the present invention will now be 
described with reference also to FIGS. 4-6. FIG. 4 
illustrates the waveforms of the signals encountered at 
6 
various points in the capacitive shaft encoder 9. FIG. 
4A represents the waveform of the signal generated by 
the oscillator 70. FIG. 4B represents the state of the 
switches 24 and 32. FIG. 4C represents the state of the 
5 switches 42 and 48. FIG. 4D represents the waveform 
of the voltage developed at the terminal 37. FIG. 4E 
represents the waveform at the output of the signal shot 
generator 82. FIG. 4F represents the waveform at the 
output of the signal shot generator 84. FIG. 4G repre- 
10 sents the waveform at the output of the inverter 86. 
FIG. 4H represents the waveform at the output 58. 
FIGS. 5 and 6 schematically illustrate the condition of 
the principal components of the encoder in the sample 
mode and in the hold mode, respectively. 
In operation, the shaft 38 is set to an initial angular 
position and the oscillator 70 is energized so as to pro- 
vide the control signal shown in FIG. 4A to the drivers 
72 and 74, and to the trimming capacitor 80. During the 
“on” time of the control signal, the drivers 72 and 74 
20 cause the switches 24 and 32 to close (see FIG. 4B), thus 
connecting the sources 18 and 26 to the capacitors 34 
and 36, and cause the switches 42 and 48 to open. Ac- 
cordingly, the direct current reference voltages sup- 
plied by the sources 18 and 26 charge the capacitors 34 
25 and 36, causing voltage VI, which is proportional to the 
level of the source voltage and to angular position of the 
shaft 38 to be produced at the junction 37 (see FIG. 
4D). A different angular position of the shaft 38 pro- 
duces a voltage V2 at a later time as shown in FIG. 4D. 
30 The error or offset voltages produced at the junction 37 
by the opening of the switches 42 and 48 is effectively 
nulled out by an equal voltage developed across the 
capacitor 80. 
The leading edge of the control signal also causes the 
35 single shot generator 82 to produce a pulse having a 5 
microsecond duration (see FIG. 4E). In response to the 
trailing edge of this pulse, the single shot generator 84 
produces a pulse having a 70 microsecond duration (see 
FIG. 4D, which is inverted by the inverter 86 (see FIG. 
40 46) and applied to the driver 76. The driver 76 re- 
sponds to the negative-going edge of the inverted pulse, 
causing the switches 52 and 60 to close 5 microseconds 
after the closing of the switches 24 and 32. When the 
switches 24,32, 52 and 60 are closed, the encoder 9 is 
In the sample mode, the voltage at the terminal 37 is 
conducted through the amplifier 50 and the switch 52, 
causing the storage capacitor 56 to charge to the same 
level, which level is applied to the output 58 through 
After remaining on for 70 microseconds the output of 
the single shot generator 84 turns off, causing the in- 
verted pulse supplied to the driver 76 to go positive. In 
response to this positive-going pulse, the driver 76 deac- 
55 tivates the switches 52 and 60, causing them to open, 
and holding the last appearing voltage on capacitor 56 
until the trailing edge of the next 5-microsecond pulse 
from one-shot pulse generator 82. This condition is 
referred to as the hold mode and is generally illustrated 
, 
15 
45 referred to as being in the sample mode (see FIG. 5). 
50 the amplifier 54 as illustrated in FIG. 4H. 
60 in FIG. 6. In FIG. 4G, the positive pulses represent the 
“hold” periods whereas the periods between the posi- 
tive pulses are the “sample” periods. 
In the hold mode, the last appearing voltage on ca- 
pacitor 56 is held while the voltages on the capacitors 
65 34 and 36 are discharged through the respective resis- 
tors 44 and 46 to about zero volts (see FIG. 4D). When 
the oscillator 70 turns on again, the switches 42 and 48 
open, the switches 24 and 32 close, and the capacitors 
4,040,041 
7 8 
34 and 36 once again charge,to a voltage corresponding of the capacitances of said capacitors being constant 
to the angular position of the shaft 38. over the entire range of rotation of said shaft; 
FIGS. 7 and 8 illustrate a preferred embodiment of means for electrically joining said variable capacitors 
the capacitive potentiometric circuit 12. As illustrated, in series; 
the circuit 12 includes a cylindrical housing 90 having a 5 first and second regulated d-c voltage sources; 
pair of stationary sections 92 and 94 mounted to its inner means for enabling the charging of said fmt and sec- 
surface. The sections 92 and 94 are comprised of a plu- ond variable capacitors and the alternate discharg- 
rality of parallel semicircularly-shaped metal plates 96. ing of said first and second variable capacitors, sad 
The axially extending shaft 38 is rotatably mounted to first variable capacitor being charged by said first 
the housing 90 by a bearing assembly 98. A pair of 10 regulated d-c voltage source and said second vari- 
sections 100 and 102 are secured to opposite surfaces of able capacitor being charged by said second regu- 
the shaft 38. Each section 100 and 102 comprises a plu- lated d-c voltage source, the voltage at the junction 
rality of parallel semicircularly-shaped metal plates 104 between said variable capacitors when said capaci- 
which cooperate with the plates 96 to form the variable tors are charged being a function of the angular 
capacitors 34 and 36. An electrical connector 106 is 15 position of said shaft; and 
mounted on the housing 90 and includes the terminals means connected to said junction for periodically 
33,35 and 37. A conductor 108 connects the terminal 33 sampling and holding the voltage appearing at said 
to the section 92, a conductor 110 connects the terminal junction. 
35 to the section 94 and a conductor 112 connects the 3. Apparatus as set forth in claim 2 wherein said 
terminal 37 to the shaft 38. 20 means for sampling and holding comprises an opera- 
As the shaft 38 is rotated through an angle of 1800, the tional amplifier with an inverting input, a noninverting 
movable plates 104 move relative to the fixed plates 96 input and an output, first and second capacitors having 
causing the capacitance of the capacitor 34 to decrease the same capacitance, said first capacitor being coupled 
linearly with the variation in shaft angle and the capaci- between said noninverting input and ground, said sec- 
tance of the capacitor 36 to increase linearly with the 25 ond capacitor being coupled between said inverting 
variation in sahft angle, the total capacitance of the input and said output, and means for periodically short- 
capacitors 34 and 36 appearing at the terminals 33 and ing said inverting input to said output and periodically 
35 remaining constant. opening the signal path to said noninverting input at a 
As an additional feature, a gear reducer, shown in point preceding said first capacitor. 
dashed lines and illustrated by the numeral 114, having 30 
a 1:2N ratio may be utilized to provide a continuous 
change in the capacitance over an N x 360" shaft rota- 
tion. Also, the movable plates may be driven by a cam 
to provide the desired capacitance relationship. 
above in terms of a preferred embodiment, it will be 
appreciated that various alterations and modifications 
thereof will become apparent to those skilled in the art 
after having read the preceding disclosure. Accord- 
ingly, it is intended that the following claims be inter- 40 
preted as including all such alterations and modifica- 
tions as fall within the true spirit and scope of the inven- 
tion. 
4. Shaft encoder apparatus comprising: 
first and second variable capacitors connected in tan- 
dem with a rotatable shaft, each of said capacitors 
having a capacitance that varies linearly with a 
change in the angular position of said shaft, the sum 
of the two capacitances being constant for the en- 
tire range of rotation of said rotatable shaft; 
first and second d-c voltage sources connected in 
series with a first node therebetween, said sources 
generating constant voltages; 
means for connecting said first and second capacitors 
in series with a second node therebetween; 
first switch means for periodically coupling said first 
d-c voltage source across said second capacitor at a 
frequency A; 
second switch means for periodically coupling said 
second d-c voltage source across second capacitor 
at a frequency B; 
means coupled to said first and second capacitors for 
periodically discharging said capacitors at a fre- 
quency C; and 
means for periodically sampling the voltage between 
means for electrically joining said capacitors in series; said first and second nodes when said capacitors are 
means for supplying first and second reference d-c fully charged, said voltage being a function of the 
voltages; angular orientation of said rotatable shaft, said fre- 
means for periodically applying said first and second 55  quencies A and B being in phase with each other 
reference d-c voltages to said first and second ca- and 180" out of phase with frequency C. 
pacitors, respectively; 5. Apparatus as claimed in claim 4 wherein said dis- 
means for periodically discharging said first and sec- charging means comprises fvst and second switches, 
ond capacitors; and means for opening and closing said switches, and first 
means for periodically sampling the voltage at the 60 and second resistors, said first switch and said fvst resis- 
junction between said capacitors when said capaci- tor coupled in series across said first capacitor, said 
tors are fully charged, said voltage being a function second switch and said second resistor coupled in series 
of the angular position of said shaft. across said second capacitor. 
2. Shaft encoder apparatus comprising: 6. Apparatus as claimed in claim 4 further including 
first and second variable capacitors connected in tan- 65 means for imposing an error-correcting voltage on said 
second node when said first and second switches are 
open. 
Although the present invention has been described 35 
What is claimed is: 
1. Shaft encoder apparatus comprising: 
first and second variable capacitors connected in tan- 
dem with a rotatable shaft, each of said capacitors 
having a capacitance that varies linearly with a 
change in the angular position of said shaft, the sum 
of the capacitance of said capacitors being constant 50 
for the entire range of rotation of said shaft; 
45 
dem with a rotatable shaft, each of said capacitors 
having a capacitance that varies linearly with a 




first and second varible capacitors connected in tan- 
dem with a rotatable shaft, each of said variable 
capacitors having a capacitance that varies linearly 
with a change in the angular position of said shaft, 
the sum of the capacitances of said variable capaci- 5 
tors being constant over the complete range of 
rotation of said shaft; 
first and second regulated d-c voltage supplies each 
having a positive and a negative output, said nega- 
tive output of said first supply and said positive 10 
output of said second supply being grounded; 
a terminal, each variable capacitor including a fixed 
plate and a movable plate, said movable plates being 
connected to said terminal; 
a first switch connected between said first supply 15 
positive output and said f i ed  plate of said first 
variable capacitor; 
a second switch connected between said second sup- 
ply negative output and said fixed plate of said 
second variable capacitor; 20 
first and second resistors; 
a third switch connected in series with said first resis- 
tor between said fixed plate of said first variable 
capacitor and said terminal; 
a fourth switch connected in series with said second 25 
resistor between said fixed plate of said second 
variable capacitor and said terminal; 
means for periodically opening and closing said first 
and second switches in synchronism; 
30 
means for periodically opening and closing said third 
and fourth switches in synchronism, said first and , 
second switches being closed when said third and 
fourth switches are open, said first and second 
switches being closed long enough for each of said 
capacitors to fully charge to the level of its respec- 
tive d-c voltage supply, said third and fourth 
switches being closed long enough for each of said 
capacitors to be fully discharged; and 
means coupled to said terminal for periodically sam- 
pling and holding the voltage appearing at said 
terminal, said voltage being a function of the angu- 
lar orientation of said rotatable shaft. 
8. Shaft encoder apparatus as set forth in claim 7 
wherein means are provided for adding an error-com- 
pensating voltage to said terminal whenever said third 
and fourth switches are open. 
9. Shaft encoder apparatus as set forth in claim 7 
wherein said means for sampling and holding comprises 
an operational amplifier with an inverting input, a non- 
inverting input, and an output, first and second capaci- 
tors having the same capacitance, said first capacitor 
being coupled between said noninverting input and 
ground, said second capacitor being coupled between 
said inverting input and said output, and means for 
periodically shorting said inverting input to said output 
and periodically opening the signal path to said nonin- 
verting input at a point preceding said first capacitor. * * * * *  
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